

UNIT-II

Microprogram sequencer  
central processing unit.

The 8086 processor.

Register organisation of 8086

8086 General purpose register or special purpose Registers

- 8086 has a powerful set of registers known as general purpose registers
- All are 16 bit registers, they can also be used as 8-bit registers
- they are used for holding data, variables and temporary storage of data.

Four type of registers

- 1). General data register.
- 2). segment Registers.
- 3). pointer and index registers
- 4) flag registers
- 5). General data Registers.

AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL

'x' shows that it is a 16 bit

AX is used as 16 bit accumulator

divided into two parts

AL is low 8 bit

AH is high 8 bit

AH	AL
BH	BL
CH	CL
DH	DL

BX is used as an offset storage for forming physical address  
 CX is used as a default counter in case of `LOO` string and loop instruction  
 DX is used as implicit operand or destination instruction

### segment Registers

It has 1 mega byte memory.

Each segment contains 64 Kbyte memory

CS
SS
DS
ES

Code segment register used for addressing memory location

Stack segment register used for addressing stack segment of memory.

Data segment Register used for data segment of memory

Extra segment Register is also used for data segment of memory

If we want to take address from memory location we have to calculate.

The physical address. The physical address is calculated from two parts


① segment address

② offset address (BX - general purpose register)

from base address the offset address

pointer and index Register.

The pointer and contains offset within  
the particular segment.



The IP, BP, SP contain offsets

SI, DI are index based Registers

SI is generally used to store the offset of

source data.

DI is used to store the offset of destination  
in data or extra segment.

Flag registers

8086 has 16 bit flag registers

They are two types

1). condition code or status flag.

2). machine control flag.

The condition code flag register is the lower byte of the 16 bit flag register along with the overflow flag. The machine control flag is the higher byte of the flag register. It contains three flag: direction flag (D), interrupt flag (I) and trap flag (T).

### Flag Register of 8086

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	X	X	O	D	I	T	S	Z	X	Ac	X	P	X	Cy

s → sign flag

flag is set when the result of any computation is negative. It is the MSB bit of previous instruction.

z → zero flag

If previous instruction is zero then this flag is set.

p → parity flag

This flag is set to 1 if the lower byte of the result contains even number of 1's.

Cy → carry flag →

If carry is produced in MSB

this flag is set.

T → Trap flag →

If this flag is set, the processor enters the single step execution mode.

I → Interrupt flag -

If maskable interrupts are recognised by the CPU this flag is set.

D → Direction flag -

Used by string manipulation instruction. If this flag bit is '0', the string is processed beginning from the lowest address to the highest address i.e. auto incrementing mode. Otherwise, the string is processed from the highest address towards the lowest address i.e. auto decrementing mode.

AC → Auxiliary carry flag →

This is set if there is a carry from the lowest nibble i.e. bit three.

O - overflow flag →

This flag is set if an overflow occurs.

## ARCHITECTURE

It supports 16 bit ALU and also provide segment memory capability, rich instruction set, powerful interrupts, execution etc.

It divide into two parts

Bus interfacing unit

Execution unit


The bus interfacing unit contains the circuit for physical address calculation and a predecoding instruction byte queue (8 bytes long).

The bus interface unit makes the system bus signal available for external interfacing of the device.

The BIU along with execution unit [EU] the bus interface unit manages the complete interface of execution unit with memory and I/O device under the control of the timing and control unit.

The complete physical address which is 20 bits long is generated using segment and offset registers, each 16 bit long.

For generating a physical address from contents of these two registers the content of a segment register also called as segment address is shifted left



bit wise four time and content of an offset register is added to produce 20 bit physical address

example

segment address  $\rightarrow$  1005H

offset address  $\rightarrow$  5555H

segment address  $\rightarrow$  1005H

0001 0000 0000 0101

shifted by 4 bit position

0001 0000 0000 0101 0000

offset address + 0101 0101 0101 0101  
 $\underline{+}$   
 0001 0101 0101 1010 0101

physical address

1      5      5      5      A      S

The segment register indicates the base address of a particular segment

The offset indicates the distance of the required memory location in the segment

from the base address

The bus interface unit has a separate adder to perform the

procedure for obtaining a physical address while addressing memory

The segment address value is taken from an appropriate segment register depending whether code, data or stack are to be accessed.

Offset is from IP, BX, SI, DI, SP, BP depending on the addressing mode.

In 8086 for utilization of bus (time slot) we have overlapped fetch and execution cycles.

While the fetched instruction is executed internally, the external bus is used to fetch the machine code of the next instruction and arrange it in a queue known as Pre-decoded instruction byte queue. It is 6 bytes long, first-in first-out structure. The instruction from the queue are taken for decoding sequentially.

While the opcode is fetched by the Bus interface unit (BIU), the Execution unit (EU) executes the previously decoded instruction concurrently.

The execution unit contains register set except segment registers and IP, 16 bit ALU to perform arithmetic and logic operation 16 bit flag registers to reflect the result of execution by the ALU.

The decoding unit decodes the opcode bytes issued from the instruction byte queue.

The timing and control unit derives the necessary control signals to execute the instruction opcode received from the queue.

The execution unit may pass the results to the bus interface unit for storing them in memory

### PHYSICAL MEMORY ORGANISATION

In an 8086 based system, the 1Mbytes memory is physically organized as an odd bank and an even bank, each of 512 K bytes

Byte address data with an even address is transferred on D<sub>7</sub> - D<sub>0</sub>

Byte data with an odd address is transferred on D<sub>15</sub> - D<sub>8</sub> bus lines.

The processor provides two enables signals


BHE and A<sub>0</sub> for selection of either even or odd or both the banks

If the processor fetches a word (2byte) from memory, there are different possibilities

- multiple bytes and I consider
1. Both the bytes may be data operands
  2. Both the bytes may contain opcode bits
  3. one of the bytes may be opcode while the other may be data.
- $A_0$  and  $BHE \rightarrow$  selection of memory bank.


$BHE$	$A_0$	Indication
0	0	2 byte word.
0	1	upper byte odd address
1	0	lower byte even address
1	1	none.

A map of an 8086 memory system starts at  $00000H$  and ends at  $FFFFFH$ . 8086 being 16-bit processor is expected to access 8086 commercially available to and from 8-bit memory chips.




## General bus operation

- Basically, all the processor bus cycle consist of four clock cycle.
- These are referred to as  $T_1$ ,  $T_2$ ,  $T_3$  and  $T_4$ .
- $T_0 \rightarrow$  wait state or  $T_i$  (idle state) or inactive state.
- The address is transmitted by the processor during  $T_1$ . It is present on the bus only for one cycle.
- During  $T_2$  the bus is tri-stated for changing the direction of the bus for the data read cycle.
- Data Transfer takes place during  $T_3$  and  $T_4$ .
- In case, an addressed device is slow A WAIT state  $T_0$  are inserted between  $T_3$  and  $T_4$ . These clock state during wait period are called idle state ( $T_i$ ) wait states ( $T_0$ ) or inactive state.
- The Address latch Enable (ALE) signal is enabled during  $T_1$ .
- $\bar{S}_0$ ,  $\bar{S}_1$ , and  $\bar{S}_2$  are used to indicate the type of operation.
- Status bits  $\bar{S}_3$  to  $\bar{S}_7$  are multiplexed with higher order address bits and the  $\overline{BHE}$  signal. Address is valid during  $T_1$  while the status bits  $S_3$  to  $S_7$  are valid during  $T_2$  through  $T_4$ .



## I/O ADDRESSING CAPABILITY

8086 processor can address 64K I/o byte registers or 32k word register. The limitation is that the address of an I/o device must not be greater than 16 bits in size



This means that a maximum number of  $2^{16}$  i.e 64K byte I/o device may be accessed by the CPU. The I/o address appears on the address line  $A_0$  to  $A_{15}$  for one clock cycle  $T_i$  it may then be latched using the ALE signal. The upper address lines ( $A_{16} - A_{19}$ ) are at logic 0 level during the I/o operation.

The 16-bit register Dx is used as 16-bit I/o address pointer. with full

57

~~DATA BUS~~ capability to address up to 64K devices.

Even addressed bytes are transferred on D<sub>7</sub>-D<sub>0</sub> and odd addressed bytes are transferred on D<sub>8</sub>-D<sub>15</sub> lines.


### SPECIAL PROCESSOR ACTIVITIES

## MINIMUM MODE 8086 SYSTEM AND TIMINGIS

- when the minimum mode operation is selected the 8086 provides all control signals needed to implement the memory and I/O Interface.
- The minimum mode signal can be divided into the following basic group
  - address / databus
  - status
  - control
  - Interrupt and DMA
- In a minimum mode 8086 system the microprocessor 8086 is operated in minimum mode by strapping its MN/MX (pin 33) pin to logic 1
- In this mode, all the control signals are given out by the microprocessor chip itself. There is a single microprocessor in the minimum mode system.
- The remaining components in the system are
  - Latches
  - Transceivers
  - clock generator
  - Demultiplexer
  - memory
  - I/O devices


- Latches are generally buffered output.
- D-type flip flop like 74LS373 or 8282.
- These are used for separating the valid address from the multiplexed address/data signals and are controlled by the ALF signals generated by 8086.
- Transreceivers are the bidirectional buffers and sometimes they are called as data amplifiers. They are required to separate the valid data from the time multiplexed address / data signals.
- They are controlled by two signals namely,  $\overline{DEN}$  and  $DT/R$ .
- The  $\overline{DEN}$  signal indicates the valid data available on the data bus, while  $DT/R$  indicates the direction of data i.e from or to the processor.
- The system contains memory for the monitor and user program storage. usually EPROM are used for monitor storage, while RAM for users program storage.
- A system contains I/O devices.
- The clock generator generates the clock from the crystal oscillator.

which is used as timing reference. It also synchronizes some external signal with the system clock.




- It has 20 address lines and 16 data lines.
- The 8086 CPU requires three octal address latches and two octal data buffers for the complete address and data separation.
- The working of the minimum mode configuration system can be described in terms of the timing diagrams.
- The op-code fetch and read cycle are similar. Hence the timing diagram can be categorized in two parts.
  - The first is the timing diagram for read cycle and the second is the timing diagram for write cycle.
- The read cycle begins in  $T_1$  with the assertion of address latch enable (ALE) signal and M/I/O signal. During the negative going edge of this signal, the valid address is latched on the local bus.
- The BHE and A<sub>0</sub> signals address low, high or both bytes.

# Read cycle Timing Diagram for minimum mode.



# write cycle timing Diagram for minimum mode operations



- From  $T_1$  to  $T_4$  the M/I/O signal indicates a memory or I/O operation.
- At  $T_2$ , the address is removed from the local bus and sent to the output. The bus is then tristated.
- The read (RD) control signal is also activated at  $T_2$ .
- The read (RD) signal causes the address device to enable its databus drivers.  
After RD goes low, the valid data is available on the data bus.
- The addressed device will drive the READY line high when the processor returns the read signal to high level. The address device will again tristate its bus drivers.
- A write cycle also begins with the assertion of ALE and the emission of the address. The M/I/O signal is again asserted to indicate a memory or I/O operation.
- After sending the address in  $T_1$ , the processor sends the data to be written to the addressed location in  $T_2$ .
- The WR becomes active at the beginning of  $T_2$ .


- The BHE and AO signals are used to select the proper byte or bytes of memory or I/O word to be read or written.
- The M/I/O, RD and WR signals indicate the type of data transfer.

M/I/O	$\overline{RD}$	$\overline{WR}$	Transfer type
0	0	1	I/O read
0	1	0	I/O write
1	0	1	memory read
1	1	0	memory write

cs logic indicates chip select logic and 'e' and 'o' suffixes indicates even and odd address memory banks.  
the  $\overline{BHE}$  and AO signals are used to select the proper byte or bytes of memory or I/O word to be read or written.

$\overline{BHE}$	AO	Indication
0	0	whole word
0	1	upper byte from 'o' to odd address
1	0	lower byte from 'o' to even address
1	1	None.

### Hold Response Sequence.



Bus Request and Bus Grant Timings in minimum Mode System  
The HOLD pin is checked at the end of each bus cycle.

CPU activates HLDA for the succeeding bus cycles.

The HOLD pin

if it is received active by the processor.

before T<sub>4</sub> of the previous cycle or during T<sub>i</sub> state of the current cycle, the CPU activates HLDA in the next clock cycle.

and for the succeeding bus cycles, the bus will be given to another requesting master. The control of the bus is not regained by the processor until the requesting master does not drop the HOLD pin low.

when the request is dropped by the requesting master, the HLDA is dropped by the processor at the trailing edge of the next clock.

## Maximum mode 8086 system and timings

when the 8086 is set for the maximum-mode configuration. it provides signals for implementing a multiprocessor / co-processor system environment.

By multiprocessor environment we mean that more than one microprocessor exists in the system and that each processor is executing its own program.

In this type of system environment, there are some system resources that are common to all processor. They are called as global resources.

There are also other resources that are assigned to specific processor. These are known as local or private resources.

co-processor also means that there is a second processor in the system.

→ In the maximum mode 8086 system facilities are provided for implementing allocation of global resources and passing bus control to other microprocessor or coprocessor.

→ 8288 Bus controller - Bus command and control signal.

→  $S_0, S_1, S_2$  3 bit bus code identifies which type of bus cycle is to be followed.

$S_2, S_1, S_0$  are input to the external bus controller device. The bus controller generates the appropriately timed command and control

signal.

$\bar{S}_2 \bar{S}_1 \bar{S}_0$	CPU cycles	8288 command
0 0 0	interrupt acknowledge	$\overline{\text{INTA}}$
0 0 1	Read I/O port	$\overline{\text{IORC}}$
0 1 0	write I/O port	$\overline{\text{IOWC}}, \overline{\text{AIOWC}}$
0 1 1	HALT	None.
1 0 0	instruction fetch. code access	$\overline{\text{NRDC}}$ code access
1 0 1	Read memory	NRDC
1 1 0	write memory	$\overline{\text{MWTC}}$
1 1 1	Passive.	None

→ The 8288 produces one of two command signals for each bus cycle.

→ The control output produced by the

8288 are DEN, DT/R and ALE

These three signals provide the same

function as those described for the minimum system mode.

QSI, QSO - Queue status

QSI, QSO indication.


0 0 No operation

0 1 first byte of opcode from the queue.

1 0 Empty queue.


1 1 Subsequent byte from the queue.

68




### memory Read Timing in maximum mode

(69)



### memory write Timing in maximum mode



- The 8086 is operated by strapping  $\overline{MN}/\overline{MX}$  pin to ground.
- In this mode, the processor derives the status signals  $\overline{S_2}$ ,  $\overline{S_1}$ , and  $\overline{S_0}$ .
- Bus controller derives the control signal using this status information.
- Bus controller chip IC 8288 basic function is to derive control signals like  $\overline{RD}$  and  $\overline{WR}$ ,  $\overline{RD}$  and  $\overline{WR}$  (for memory and I/O devices).

 $\overline{DEN}$  $\overline{DT/R}$ 

ALE

- The bus controller chip has input lines  $\overline{S_2}$ ,  $\overline{S_1}$ , and  $\overline{S_0}$  and CLK.

- The OLP of bus controller or it derives ALE, DEN, DT/R, MRDC, MWTC, ANWC, IORC, IOWC and AIOWC.

- INTA pin is used to issue two interrupt acknowledge pulses to the interrupt controller or to an interrupting device.

IORC → I/O read command signal

IOWC → I/O write command signals

This signals enable an I/O interface to read or write the data from or to the addressed port.

With the address, function and control signals, the CPU can access memory and peripheral devices.

Efficient data processing is done by using pipeline technique.

7)

MRDC → memory read command


MWTC → memory write command

are used as memory read and write signal.

The maximum mode system timing diagrams are also divided in two portions as read (Input) and write (Output) timing diagram.

The only difference lies in the status signals used and the available control.

### Timing for $\overline{RQ}/\overline{GT}$ signals



The request / grant response sequence contains a series of three pulses.

The request / grant pins are checked at

each rising pulse of clock input.

when the request is detected, and if the

condition are satisfied , the processor

issues a grant pulse over the  $\overline{RQ}/\overline{GT}$  pin

immediately during the  $T_4$  (current ) or

$T_1$  (next) state. when the requesting master

receives this pulse , it accepts the control of

the bus . The requesting master uses the

bus till required. when ready to leave it sends

a release pulse to the processor using  $\overline{RQ}/\overline{GT}$  pins

Machine language instruction formats

A machine language instruction format has one or more number of fields associated with it.

The first field is called as operation code field or opcode field, which indicates the type of operation to be performed by the CPU.

The instruction format also contains other

fields known as operand fields. The CPU executes the instruction using the information which resides in these fields.

There are six general formats of instruction in 8086 instruction set.

The length of an instruction may vary from one byte to six byte.

- ①. one byte instruction
- ②. Register to Register
- ③. Register to / from memory with <sup>no</sup> Displacement
- ④. Register to / from memory with Displacement
- ⑤. Immediate operand to Register
- ⑥. Immediate operand to memory with 16-bit Displacement

① one byte instruction



This format is only one byte long and may have the implied data or register operands. The least significant 3-bits of the opcode are used for specifying the register operand, if any.

② Register to Register

This format is 2 bytes long. The first byte of the code specifies the operation code and width of the operand is specified by w-bit.

The 2nd byte of the code shows the register operand and R/M field.

R/M field register or memory location



w-bit → This indicates whether the instruction is to operate over 8-bit or 16-bit data/operands.


If w bit is 0, the operand is of 8-bit and if w is 1, the operand is of 16-bit.

(3) Register to / from memory with no Displacement

This format is also 2 bytes long and similar to the register to register format except for the MOD field.



(4) Register to / from memory with Displacement  
 It contains one or two additional bytes for displacement along with 2-byte the format of the register to / from memory with out displacement






(5) Immediate operand to Registers  
 The first byte as well as the 3-bits from the second byte are used for REG field. In case of register to register format are used for opcode. It also contains one or two bytes of immediate data.



6. Immediate operand to memory with 16-Bit Displacement.

It requires 5 or 6 bytes for coding.  
the first 2 bytes contain the information regarding OP CODE, MOD and R/M fields.

The remaining 4 bytes contain 2 bytes of displacement and 2 bytes of data.



W-bit → This indicates whether the instruction is to operate over an 8-bit or 16-bit. If W bit is 0, the operand is of 8 bit and if W is 1, the operand is of 16 bit.

D-bit → This is valid in case of double operand instruction. one of the operand must be a register specified by the REG field. The register specified by REG is source operand if D=0 else it is

a destination operand

### s-bit

This bit is called as sign extension bit

The sbit is used along with w-bit to show the type of the operation.

### v-bit

This is used in case of shift and rotate instruction.

This bit is set to 0,

if shift count is 1

If set to 1, if CL contains the shift count.

### z-bit

This bit is used by REP instruction to control the loop. If z bit is equal to 1, the instruction with REP prefix is executed until the zero flag matches the z bit

The REG code of the different registers in the opcode byte are assigned with binary code. The segment registers are only 4 in number hence 2 binary bits will be sufficient to code them.

ASSIGNMENT OF CODES WITH DIFFERENT REGISTERS

wbit	Register Address (Code)	Registers
0	0 0 0	AL
0	0 0 1	CL
0	0 1 0	DL
0	0 1 1	BL
0	1 0 0	AH
0	1 0 1	CH
0	1 1 0	DH
0	1 1 1	BH
1	0 0 0	AX
1	0 0 1	CX
1	0 1 0	DX
1	0 1 1	BX
1	1 0 0	SP
1	1 0 1	BP
1	1 1 0	SI
1	1 1 1	DI
Segment 2 bit Register code.		
0 0		ES
0 1		CS
1 0		SS
1 1		DS

Addressing modes and the corresponding  
MOD, REG and R/M fields

Operands		Memory Operands		Register Operand
R/M	MOD	No Displacement	Displacement 8-bit	Displacement 16-bit
000	000	(BX) + (SI)	0	10
001	001	(BX) + (DI)	(BX) + (SI) + D8	(BX)+(SI)+D16
010	010	(BP) + (SI)	(BP) + (DI) + D8	(BP)+(DI)+D16
011	011	(BP) + (DI)	(BP) + (SI) + D8	(BP)+(SI)+D16
100	100	(SI)	(SI) + D8	(SI)+D16
101	101	(DI)	(BX) + D8	(DI)+D16
110	110		D16	DH
111	111		(BX)	(BX)+D16

## ADDRESSING MODES OF 8086

Addressing mode indicates a way of locating data or operands depending upon the data types used in the instruction. According to the flow of instruction execution, the instruction may be categorised as

- (1). sequential control flow instruction.
- (2). control transfer instruction

sequential control flow instructions are the instructions which after execution transfer control to the next instruction appearing immediately after it in program.

e.g: Arithmetic, logical, data transfer ---

control transfer instructions  
are the instructions which after execution, transfer control to some pre defined address in the program.

e.g: INT, CALL, RET, JUMP ---

Addressing modes for sequential control flow instruction

- i). Immediate →

Here, immediate data is part of the instruction.

It may be 8 bit and 16 bit in size

e.g. `Mov Ax, 0015H`

Here `0015H` is immediate data, which is stored into `Ax` register.

Effective address  $\rightarrow$  No effective address

(2) Direct  $\rightarrow$

In the direct addressing mode, a 16-bit memory address (offset) of the data is specified in the instruction.

If offset we have to find the effective address

e.g. `Mov Ax, [1000H]`

If any location is given in bracket then it will be OFFSET address

Here the data resides in the memory location

`[1000]` is copied into `Ax` register.

`[000H]` offset address

DS segment address

effective address  $10H * DS + 000H$

3) Register  $\rightarrow$  Here, the data is stored in a register and it is referred using the particular register. All the registers except I may be used in this mode.

e.g. `Mov Ax, Bx`: the content of `Bx` is copied into `Ax` register there is no effective address

#### 4 - Register Indirect →

The address of memory location which contains data or operand is determined in an indirect way, using the offset register BX.

e.g.  $\text{MOV AL, [BX]}$

The content in the address specified by BX register is copied in the AL register.

BX OFFSET ADDRESS

DS ES Data present

memory location

effective address  $10H * DS + [BX]$

#### 5. INDEXED

The address of memory location which contains data or operand is determined in an indirect way, using the indexed registers. It is known as indexed addressing mode.

e.g.  $\text{MOV AL, [SI]}$  (or)  $\text{MOV AL, [DI]}$

Here the content in the address

specified by SI (or) DI is copied into AL.

effective address =  $10H * DS + SI / DI$

$$10H * DS + SI / DI$$

### 6) . Register Relative $\Rightarrow$

Here, data is available at an effective address formed by adding an 8-bit or 16-bit displacement with the content of any one of the registers BX, BP, SI, DI

eg: MOV AL, 50H[BX]

Here the content in the address specified by [BX+50] is copied in the AL

Effective address :  $10H * PS + [BX] + 50H$

### (7) . Base indexed.

Here the effective address is formed by adding content of a base register (BX (or) BP) to the content of an index register (SI / DI)

eg: MOV AL, [BX][SI]:

Here the content in the address specified by [BX+SI] is copied into AL register.

Effective address :  $10H * PS + [BX] + [SI]$

### (8). Relative Based Indexed $\Rightarrow$

The effective address is formed by adding an 8 (or) 16-bit displacement with the sum of content of any one of the base registers (BX (or) BP) and any one of the index registers


e.g. `Mov Al, 50H [BX][SI]`:

Here, the content in the address specified by  $[50 + BX + SI]$  is copied into Al register.

Effective address:  $10H * DS + 50 + BX + SI$

### ADDRESSING MODES FOR CONTROL TRANSFER INSTRUCTIONS

For the control transfer instruction, the addressing modes depends upon whether the destination location is within the same segment or in a different one.



If location to which the control is to be transferred lies in a different segment other than current one, the mode is called intersegment mode. If the destination location lies in the same segment, the mode is called intra segment mode.

9). Intra segment Direct mode  $\rightarrow$  Here, the address to which the control is to be transferred lies in the same segment in which the control transfer instruction lies and appears directly in the instruction as an immediate displacement value.

eg: Jmp up :

10). Intra segment Indirect mode  $\rightarrow$  Here the address to which the control is to be transferred is in the same segment in which the control transfer instruction lies, but it is passed to the instruction indirectly.

eg: Jmp [bx];

11) Intersegment Direct  $\rightarrow$  Here the address to which the control is to be transferred is in a different segment. The address to which the control transfers is specified directly in the instruction.

eg: Jmp 5000H : 2000H;

12). Inter segment Indirect : Here ,the address to which the control is to be transferred lies in a different segment and it is passed to the instruction indirectly

eg: Jmp [2000H]

# Instruction Set of 8086:

2.

## Data copy/transfer Instructions:

Instruction	Operation	Example.
MOV	copies content <sup>to</sup> from destination # source.  source: Immediate, direct, Register, indirect. destination: Register, direct, indirect.	MOV AX, BX ; MOV AX, 1111h MOV [SI], AL
PUSH	copies content in to stack. SP decrement by 1 for byte op. SP dec. by 2 for word operation.	PUSH AX PUSH DS PUSH [5000]
POP	copies content from stack to specified Register/memory). SP inc. by 1(or) 2.	POP AX POP [5000].
XCHG	this instruction exchanges the contents of specified source & destination.	XCHG AX, BX XCHG [5000], AX
* IN	this instruction used to read the i/p port.  <del>source</del> : AL (or) AX only  <del>destination</del> : address (or) DX only.	IN AL, BX IN AX, FFFFh.
* OUT	this instruction is used for writing to an output port.  <del>source</del> : address (or) DX only  <del>destination</del> : AL (or) AX only	OUT DX, AX OUT FFFFh, AL.
XLAT	this inst. copies content in to AL from the address specified by [AL+BX]. It uses look up tables.	XLAT

Instruction	Operation	Example.
LEA Load effective Address	this ins. loads the effective address formed by <del>destination</del> operand in source to the specified <del>source</del> register destination	LEA BX, ADR
LDS/LES Load Pointer to DS/ES	this instruction loads DS/ES and the specified destination register with the content of memory location specified in the source.	LDS BX, 5000h.  5000:c1 5001:c2 5002:c3 5003:00
LAHF	this instruction loads the AH register with the lower byte of flag register.	LAHF
SAHF	this instruction loads the lower byte of flag register with contents of AH.	SAHF
PUSHF	this ins. pushes the contents of flag register in to stack. SP decremented by 2	PUSHF
POPF	this ins. load the flag register with contents of stack. SP incremented by 2	POPF

# Arithmetic Instructions:

2.11

Instruction	Operation	Example.
ADD	<p>the content of source and destination operands are added and result is stored in to destination.</p> <p>source: immedi, direct, Register, indirect destinat: direct, Register, indirect.</p>	<pre>Add AL, BL</pre> <pre>Add AX, [5000]</pre> <pre>Add AX, 1111h.</pre>
ADC	<p>the content of source &amp; dest. operands are added with carry flag and result is stored in to destination.</p>	<pre>Adc AL, BL</pre> <pre>AL ← AL + BL + CF</pre>
INC	<p>the content of specified operand is incremented by 1. (direct/ Regis/indirect)</p>	<pre>inc AL</pre>
DEC	<p>the content of direct/Register/indirect is decremented by 1.</p>	<pre>dec AL</pre>
SUB	<p>the content of destination operand is subtracted with source operand &amp; result is stored in to destination.</p>	<pre>sub AL, BL</pre> <pre>AL ← AL - BL</pre>
SBB	<p>the content of destination ope. is subtracted with source ope. &amp; with carry flag &amp; result stored in destinat.</p>	<pre>sbb AL, BL</pre> <pre>AL ← AL - BL - CF</pre>
CMP	<p>this instruction compares the source and destination operands, result reflects in Flag register.</p> <p>source: imm / direc / reg / indir. desti : dir / reg / indir.</p>	<pre>cmp AL, BL</pre> <pre>cmp BX, [SI]</pre>

Instruction	Operation	Example.
AAA ASCII Adjust after Addition	After addition of two ASCII numbers, to make result valid. AAA instruction must be used.	AAA
AAS ASCII Adjust AL after subtr.	After subtraction of two ASCII no. to make result valid. AAS instr. must be used.	AAS
AAM ASCII adjust after multipli/	After Multiplicati of two ASCII no. to make result valid. AAM instr. must be used	AAM
AAD ASCII Adjust before division	Before performing Division op. of ASCII no. AAD should write. It converts two unpacked BCD to its equ. binary.	AAD.
DAA Decimal Adjust Accumulator.	It converts the result of the addition of two Packed BCD no. to a valid BCD. It affects AF, CF, PF & SF flags.	DAA
DAS decimal adjust after subtract.	It converts result of sub. of two packed BCD no. to a valid BCD no. It affects: AF, CF, SF, PF & SF flags.	DAS
NEG negate	It performs 2's compliment of specified operand, and result is stored in the same operand.	neg AL neg [1111h]
CBW	converts a signed byte to a signed word. If copies the sign bit of a byte to be convert into higher byte of word. source : AL (only), dest : AX (only).	CBW
CWD	converts a signed word to double word source : AX (only), dest : DX AX (only)	CWD

## instruction

## operation

## Example.

MUL

multiples unsigned source & destination operands, Results stored in to destination operand.

source: Reg / direct / indirect /  
destination: Ax (08) AX

IMUL

multiples signed source with dest. operands & result stored in dest. op.

DIV

It divides an unsigned word (08)  
double word must be Ax (08) DX AX  
with unsigned byte (08) word.

source: Reg / dir / indi ; dest : Ax / DX AX

IDIV

It divides a signed word (08)  
double word with signed byte  
(08) word operand.

source : Reg / direct / indirect

destina : Ax / DX AX

MUL BL

 $Ax \leftarrow Al * Bl$ 

MUL CX

 $Dx Ax \leftarrow Ax * Cx$ 

IMUL BX

DIV BL

$$\frac{Ax}{Bl} Q: Al \\ R: Ah$$

DIV BX

$$\frac{Dx Ax}{Bx} Q: Ax \\ R: Dx$$

IDIV BL

# logical Instructions :

Instruction	Operation	Example
AND	It performs logical AND oper. between source & desti operand and result stored in desti opera. source: Imm / reg / direct / indirect. desti : reg / direct / indirect.	AND AL, BL AND [1000], CL AND AX, [111]
OR	It performs logical OR operation. source: Imm / reg / direct / indirect. desti : reg / direct / indirect.	OR AL, BL
NOT	It performs i's compliment of operand & result stored in same operand ; reg/direct/indir	NOT AL
XOR	It performs logical XOR operation.	XOR AX, BX
TEST	It performs logical compare, by ANDing each bit. Result not stores but OF, CF, SF, ZF & PF flags affected.	TEST AX, BX test [0511], 06h

instruction	operation	Example
SHL / SAL logical / arithmetic left	these ins. shift the operand bit by bit to the left and insert zero's in the newly introduced LSB's. the count must be in cl.	shl AL, 01 SAL AL, 01 shl AL, cl
SHR shift logical right	shifts operand bit by bit to right & insert zero's in the <sup>newly introduced</sup> MSB's.	shr AL, cl
SAR shift Arithmetic right	shifts operand bit by bit to right & insert MSB in the newly introduced MSB's	SAR AL, cl
ROR rotate right without carry	shift operand bit by bit right & insert a LSB in the newly introduced MSB's.	RO R AL, cl
ROL rotate left without carry	shift operand bit by bit left & insert MSB in the newly introduced LSB's.	ROL AL, cl.
RCR rotate Right through carry	shifts operand bit by bit right & insert LSB in <del>to</del> carry flag, <del>then</del> newly introduced MSB copied with CF.	RCR AL, cl
RCL rotate Right left with carry	shift operand bit by bit left, newly introduced LSB is inserted with CF & CF is copied with MSB.	RCL AL, cl.

# String Manipulation Instructions

2.16

Instruction	Operation	Example
MOVSB	string of byte stored at DS:SI copied into FS:DJ.	MOVSB
MOVSW	word string of word stored at DS:SI copied into FS:DJ.	MOVSW
CMPSB/w	It compares a byte string of <sup>or word</sup> byte stored at DS:SI with a string of byte <sup>or word</sup> stored at FS:DJ.	CMPSB; CMPSW
SCASB/w	It compares a <sup>w</sup> string of byte (or) word in AL (or) AX with a string of byte (or) word in ES:DJ.	SCASB; SCASW;
LODSB/w	string of byte or word stored at DS:SI copied into AL (or) AX register.	LODSB; LODSW
STOSB/w	string of byte (or) word stored at AL (or) AX register is copied into ES:DJ.	STOSB; STOSW.
REP	It is used as prefix for instruction. It repeats the particular instruction till counter (cx) becomes zero, decrements cx by 1 each time increments STF/DJ registers by 1 each time	REP: Movsb

## control transfer (or) Branching Instructions:

control transfer instructions transfers the flow of execution of the program to a new address specified in the instruction. this type of instructions are classified in to two types :

### un conditional control transfer Instructions :

the execution control is transferred to the specified location independent of any status (or) condition.

Instruc.	operation	Example.
Call	this instruction is used to call a subroutine. the execution control transfers to subroutine . the address of subroutine specified in the instruction directly/indirectly	call delay
RET	this instruction returns the execution control from subroutine to Main Program. the last instruction of subroutine must be RET. this instruction retrieve addresses of old CS & old IP from stack .	RET

Instruction	Operation.	Example.
INT N	when an INT N instruction is executed, the type byte N is multiplied by 4 and the content of IP & CS of the interrupt service routine will be taken from vector table. ISR executes.	INT 03h.
INTO	Interrupt on overflow. this command is executes, when the overflow flag OF is set.	INTO
IRET	this instruction returns the execution control from ISR to main program.	IRET
JMP	this instruction unconditionally transfers the control of execution Jmp up. to the specified address in the program.	
LOOP	this instruction unconditionally transfers the control of execution to the specified address until the CX (counter) becomes 3 exp.	

## conditional Branch instructions

Instruction	Operation.	exam-plr.
JZ/JF	Transfer execution control if Z.F=1	JZ UP
JNZ/JNE	Trans. exec. ctrl if Z.F = 0	JNZ UP;
JS	Trans. exec. ctrl if S.F : 1 (-ve)	JS back;
JNS	Trans. exec. ctrl. if S.F : 0 (+ve)	JNS back;
JO	Trans. exec. ctrl. if O.F : 1	JO repeat
JNO	Trans. exec. ctrl. if O.F : 0	JNO repeat
JP/JPE	Trans. exec. ctrl if P.F : 1	JP back.
JNP	Trans. exec. ctrl if P.F : 0	JNP back.
JB/JNAE/JC	Trans. exec. ctrl. if C.F = 1	JC back.
JNB/JAE/JNC	Trans. exec. ctrl. if C.F : 0	JNC UP.
JBE/JNA	Trans. exec. ctrl. if C.F & Z.F : 1	JBE back.
JNBE/JA	Trans. exec. ctrl. if C.F : 0 & Z.F = 0	JA UP
JL/JNGE	Tr. exec. ctrl. if neither S.F : 1 nor O.F : 1	JL UP
JNL/JGE	Tr. exec. ctrl if neither SF : 0 nor OF : 0	JNL UP.
JLE/JNC	Tr. exec. ctrl. if Z.F : 1 (or) neither SF nor OF is 1	JLE UP
JNLE/JE	Tr. exec. ctrl if Z.F = 0 (or) at least any one of S.F & O.F is 1 (both not 0)	JE UP.

## Conditional Loop instructions.

Instruction	Operation	Example.
loopz / loopne	Repeats the loop till Z.F is set.	loopz up
loopnz / loopne	Repeats the loop till Z.F	loopnz back

## Flag Manipulation Instructions :

Instruct.	Operation	Example
CLC	clear carry flag	CLC
STC	set carry flag	STC
CMC	compliment carry flag	CMC
CLD	clear Directional flag	CLD
STD	set Directional flag	STD
CLI	clear Interrupt flag	CLI
<del>STI</del>	set Interrupt flag	STI

## Machine control Instructions.:

wait	wait for test i/p pin to go low
HLT	halt the processor
NOP	no operation till n clock cycles.
ESC	escape to external devices like NDP
LOCK	bus lock instruction prefix

Assembler Directives : directions to the Assembler, not instructions for the 8086, for TASM, MASM.

1, DB : Define byte : the DB directive is used to

eg: ax db 49h,98h reserve byte or bytes of memory

eg: ax1 db 'THOMAS'

eg: ax2 db 10 dup(?) locations in the available memory.

2, DW : Define word : the DW directive is used to

eg: ECF db 10 dup(0) reserve word or words of memory

locations in the available memory.

3, DO : Define Quad word : this directive is used to direct the assembler to reserve a words of memory for the specified variable and may initialise it with the specified values.

4, DT : Define Ten bytes : the DT directive directs the assembler to define the specified variable regarding 10 bytes for its storage and initialise 10 bytes with the specified values.

5, ASSUME : Assume : the ASSUME directive is used to logical segment name inform the assembler, the name of

eg: Assume cs:code, ds:data. the logical segments to be assumed for different segments used in the program.

6, END : End of Program : the END directive marks the end of an ALP.

7. ENDP : End of procedure : the ENDP directive is used to indicate the end of procedure.
8. ENDS : End of segment : this directive marks the end of a logical segment.
9. EVEN : Align on EVEN memory Address : the EVEN directive updates the location counter to the next even address.
10. EQU : equate : the directive EQU is used to assign a label with a value or a symbol. the use of this directive is just to reduce the recurrence of the numerical values or constants in a programming code.  
eg: `x EQU 03h`
11. EXTRN : External and public : the EXTRN directive is used to tell the assembler that the names or labels following the directive are in some other assembly module.  
eg: `Extern divisor: word .`
12. GROUP : Group the related segments : the GROUP directive is used to tell the assembler to group the logical segments named after the directive into one logical group segment.  
eg ~~Assume~~ `sys Group code,data,stack,Extra,  
Assume cs:sys, ds:sys, ss:sys, es:sys`

13. LABEL : label : The LABEL directive is used to assign a name to the current content of the location counter.

14. LENGTH : byte length : Actually this directive is not available of a label in MASM. This is used to refer to the eg: MOV CX, length ax1. length of a data or a string

15. OFFSET : offset of , when the assembler comes across the a label 'OFFSET' operator along with a label, it first computes the 16-bit displacement of a particular label, and replaces the string 'OFFSET LABEL' by the computed displacement.  
eg: MOV SI, offset ax1.

16. PROC : procedure : The PROC directive marks the start of the named procedure in the statement.

17. SEG : segment of , the SEG operator is used to decide the a label segment address of a label, variable (or) function.

18. SEGMENT : logical : The segment directive marks the starting segment of a logical segment.

eg: code segment

eg: data segment

19. GLOBAL : the labels, variables, constants or procedures

eg: Global divisor: word declared 'GLOBAL' may be used by other  
→ divisor is variable of module of the program.  
type word.

20. PUBLIC : 'PUBLIC' directive is used along with the

eg: Public divisor, Dividend. EXTRN directive this informs that the labels  
variables, or procedures declared PUBLIC  
may be accessed by other assembly modules

21. ORG : origin : the 'ORG' Directive directs the assembler

eg: ORG 8000h. to start the memory allotment for the  
particular segment, block or code from  
the declared address in the ORG statement.

22. PTR : pointer : The pointer operator is used to declare

eg: INC [BX] - ?  
so word the type of a label, variable or memory  
operator. The operator PTR is prefixed by

eg: INC byte PTR [BX]  
INC word PTR [BX]

23. TYPE : the type operator directs the assembler to

decide the data type of a specified label and  
replaces the type label by the decided

eg  
Add BX, type Arr.  
data type. For a byte-type, the assembler  
give a value 1, for a word-type, the assembler  
give a value 2,